In this paper, we propose a method to directly describe the RTL structure of a pipelined RISC- V processor with cache, memory management unit (MMD) and AXI bus interface using C++ language. This ...

This study leverages evolutionary computation, particularly Particle Swarm Optimization (PSO) and its fuzzy variant (FST-PSO), to infer the weight matrix and threshold values required for threshold ...