This work proposes a fully synthesized verilog RTL implementation of a 64-bit polar code encoder and a corresponding successive cancellation (SC) decoder, optimized for low-power, high-throughput ...