This project implements a 4x1 Multiplexer (MUX) in Verilog using a structural design approach. The 4x1 MUX selects one of four input bits (I [3:0]) based on a 2-bit select line (sel [1:0]) and ...